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Abstract
We evaluate optimized parallel sparse matrix-vector operations for two representative
application areas on widespread multicore-based cluster configurations. First the single-
socket baseline performance is analyzed and modeled with respect to basic architectural
properties of standard multicore chips. Going beyond the single node, parallel sparse
matrix-vector operations often suffer from an unfavorable communication to computation
ratio. Starting from the observation that nonblocking MPI is not able to hide communi-
cation cost using standard MPI implementations, we demonstrate that explicit overlap of
communication and computation can be achieved by using a dedicated communication
thread, which may run on a virtual core. We compare our approach to pure MPI and the
widely used “vector-like” hybrid programming strategy.
1 Introduction
Many problems in science and engineering involve the solution of large eigenvalue problems
or extremely sparse systems of linear equations arising from, e.g., the discretization of partial
differential equations. Sparse matrix-vector multiplication (spMVM) is the dominant opera-
tion in many of those solvers and may easily consume most of the total run time. A highly
efficient scalable spMVM implementation is thus fundamental, and complements advance-
ments and new development in the high-level algorithms.
For more than a decade there has been an intense debate about whether the hierarchi-
cal structure of current HPC systems needs to be considered in parallel programming, or if
pure MPI is sufficient. Hybrid approaches based on MPI+OpenMP have been implemented
in codes and kernels for various applications areas and compared with traditional MPI imple-
mentations. Most results are hardware-specific, and sometimes contradictory. In this paper we
analyze hybrid MPI+OpenMP variants of a general parallel spMVM operation. Beyond the
naive approach of using OpenMP for parallelization of kernel loops (“vector mode”) we also
employ a hybrid “task mode” to overcome or mitigate a weakness of standard MPI implemen-
tations: the lack of truly asynchronous communication in nonblocking MPI calls. We test our
implementation against pure MPI approaches for two application scenarios on an InfiniBand
cluster as well as a Cray XE6 system.
1.1 Related work
In recent years the performance of various spMVM algorithms has been evaluated by several
groups [1, 2, 3]. Covering different matrix storage formats and implementations on various
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types of hardware, they reviewed a more or less large number of publicly available matrices
and reported on the obtained performance. Scalable parallel spMVM implementations have
also been proposed [4, 5], mostly based on an MPI-only strategy. Hybrid parallel spMVM
approaches have already been devised before the emergence of multicore processors [6, 7].
Recently a “vector mode” approach could not compete with a scalable MPI implementation
for a specific problem on a Cray system [4]. There is no up-to-date literature that systemat-
ically investigates novel features like multicore, ccNUMA node structure, and simultaneous
multithreading (SMT) for hybrid parallel spMVM.
1.2 Sparse matrix-vector multiplication and node-level performance
model
A matrix is called “sparse” if the number of its nonzero entries grows only linearly with the
matrix dimension. Since keeping such a matrix in computer memory with all zero entries
included is out of the question, an efficient format to store the nonzeros only is required. The
most widely used variant is “Compressed Row Storage” (CRS) [8]. It does not exploit specific
features that may emerge from the underlying physical problem like, e.g., block structures,
symmetries, etc., but is broadly recognized as the most efficient format for general sparse
matrices on cache-based microprocessors. All nonzeros are stored in one contiguous array
val, row by row, and the starting offsets of all rows are contained in a separate array row_ptr.
Array col_idx contains the original column index of each matrix entry. A matrix-vector
multiplication with a RHS vector B(:) and a result vector C(:) can then be written as follows:
1 do i = 1,Nr
2 do j = row_ptr(i), row_ptr(i+1) - 1
3 C(i) = C(i) + val(j) * B(col_idx(j))
4 enddo
5 enddo
Here Nr is the number of matrix rows. While arrays C(:) and val(:) are traversed con-
tiguously, access to B(:) is indexed and may potentially cause very low spatial and temporal
locality in this data stream.
The performance of spMVM operations on a single compute node is often limited by main
memory bandwidth. Code balance [9] is thus a good metric to establish a simple performance
model. We assume the average length of the inner ( j) loop to be Nnzr = Nnz/Nr, where Nnz
is the total number of nonzero matrix entries. Then the contiguous data accesses in the CRS
code generate (8 + 4 + 16/Nnzr) bytes of memory traffic for a single inner loop iteration,
where the first two contributions come from the matrix val(:) (8 bytes) and the index array
col_idx(:) (4 bytes), while the last term reflects the update of C(i) (write allocate + evict).
The indirect access pattern to B(:) is determined by the sparsity structure of the matrix and
can not be modeled in general. However, B(:) needs to be loaded at least once from main
memory, which adds another 8/Nnzr bytes per inner iteration. Limited cache size and nondi-
agonal access typically require loading at least parts of B(:) multiple times in a single MVM.
This is quantified by a machine- and problem-specific parameter κ: For each additional time
that B(:) is loaded from main memory, κ = 8/Nnzr additional bytes are needed. Together
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with the computational intensity of 2 flops per j iteration the code balance is
BCRS =
(
12+24/Nnzr+κ
2
)
bytes
flop =
(
6+ 12
Nnzr
+
κ
2
)
bytes
flop . (1)
On the node level BCRS can be used to determine an upper performance limit by measuring the
node memory bandwidth (e.g., using the STREAM benchmark) and assuming κ = 0. More-
over, from the sparse MVM floating point performance and the memory bandwidth drawn by
the CRS code, κ can be determined experimentally (see Sect. 2). Since the matrices used here
have Nnzr ≈ 7 . . .15, each additional access to B(:) incurs a nonnegligible contribution to the
data transfer.
Note that this simple model neglects performance-limiting aspects beyond bandwidth limi-
tations, like load imbalance, communication and/or synchronization overhead, and the adverse
effects of nonlocal memory access across ccNUMA locality domains (LDs).
1.3 Experimental setting
1.3.1 Test matrices
Since the sparsity pattern may have substantial impact on the single node performance and
parallel scalability, we have chosen two application areas known to generate extremely sparse
matrices.
As a first test case we use a matrix from exact diagonalization of strongly correlated
electron-phonon systems in solid state physics. Here generic microscopic models are used
to treat both charge (electrons) and lattice (phonons) degrees of freedom in second quantiza-
tion. Choosing a finite-dimensional basis set, which is the direct product of basis sets for both
subsystems (electrons ⊗ phonons), the generic model can be represented by a sparse Hamil-
tonian matrix. Iterative algorithms such as Lanczos or Jacobi-Davidson are used to compute
low-lying eigenstates of the Hamilton matrices, and more recent methods based on polyno-
mial expansion allow for computation of spectral properties [10] or time evolution of quantum
states [11]. In all those algorithms, sparse MVM is the most time-consuming step.
In this paper we consider the Holstein-Hubbard model (cf. [12] and references therein)
and choose six electrons (subspace dimension 400) on a six-site lattice coupled to 15 phonons
(subspace dimension 1.55×104). The resulting matrix of dimension 6.2×106 is very sparse
(Nnzr ≈ 15) and can have two different sparsity patterns, depending on whether the phononic
or the electronic basis elements are numbered contiguously (see Figs. 1 (a) and (b), respec-
tively). We also applied the well-known “Reverse Cuthill-McKee (RCM)” algorithm [13] to
the Hamilton matrix in order to improve spatial locality in the access to the right hand side
vector, and to optimize interprocess communication patterns towards near-neighbor exchange.
Since the RCM-optimized structure showed no performance advantage over the HMeP variant
(Fig. 1 (b)) neither on the node nor on the highly parallel level, we will not consider RCM any
further here.
The second matrix is generated by the adaptive multigrid code sAMG (see [14, 15] and
references therein) for the irregular discretization of a Poisson problem on a car geometry. Its
matrix dimension is 2.2×107 with an average of Nnzr ≈ 7 entries per row (see Fig. 1 (c)).
For real-valued, symmetric matrices as considered here it is sufficient to store the upper
triangular matrix elements and perform, e.g., a parallel symmetric CRS sparse MVM [4]. The
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Figure 1: Sparsity patterns of the Hamiltonian matrix described in the text with different
numbering of the basis elements ((a) and (b)), and the sAMG matrix (c). Square subblocks
have been aggregated and color-coded according to occupancy to improve visibility.
data transfer volume is then reduced by almost a factor of two, allowing for a corresponding
performance improvement. We do not use this optimization here for two major reasons. First,
the discussion of the hybrid parallel vs. MPI-only implementation should not be restricted
to the special case of explicitly symmetric matrices. Second, to our knowledge an efficient
shared memory implementation of a symmetric CRS sparse MVM base routine has not yet
been presented.
1.3.2 Test machines
Intel Nehalem EP / Westmere EP The two Intel platforms represent a “tick” step within
Intel’s “tick-tock” product strategy. Both processors only differ in a few microarchitectural
details; the most important difference is that Westmere, due to the 32 nm production process,
accommodates six cores per socket instead of four while keeping the same L3 cache size per
core (2 MB) as Nehalem. The processor chips (Xeon X5550 and X5650) used for the bench-
marks run at 2.66 GHz base frequency with “Turbo Mode” and Simultaneous Multithreading
(SMT) enabled. A single socket forms its own ccNUMA LD via three DDR3-1333 memory
channels (see Fig. 2 (a)), allowing for a peak bandwidth of 32 GB/s. We use standard dual-
socket nodes that are connected via fully nonblocking QDR InfiniBand (IB) networks. The
Intel compiler in version 11.1 and the Intel MPI library in version 4.0.1 were used throughout.
Thread-core affinity was controlled with the LIKWID [16] toolkit.
Cray XE6 / AMD Magny Cours The Cray XE6 system is based on dual-socket nodes with
AMD Magny Cours 12-core processors (2.1 GHz Opteron 6172) and the latest Cray “Gemini”
interconnect. The internode bandwidth of the 2D torus network is beyond the capability of
QDR InfiniBand. The single node architecture depicted in Fig. 2(b) reveals a unique feature
of the AMD Magny Cours chip series: The 12-core package comprises two 6-core chips with
separate L3 caches and memory controllers, tightly bound by “1.5” HyperTransport (HT)
16x links. Each 6-core unit forms its own NUMA LD via two DDR3-1333 channels, i.e.,
a two-socket node comprises four NUMA locality domains. In total the AMD design uses
eight memory channels, allowing for a theoretical main memory bandwidth advantage of 8/6
over a Westmere node. The Cray compiler in version 7.2.8 was used for the Cray/AMD
measurements.
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(b) Cray XE6/AMD dual Magny Cours node with four NUMA locality
domains
Figure 2: Node topology of the benchmark systems. Dashed boxes indicate sockets.
2 Node-level performance analysis
The basis for each parallel program must be an efficient single core/node implementation. For
general sparse matrix structures the CRS format presented above is very suitable for modern
cache-based multicore processors [17]. Even advanced machine-specific optimizations such
as nontemporal prefetch instructions for Opteron processors provide only minor benefits [4]
and are thus not considered here. A simple OpenMP parallelization of the outermost loop,
together with an appropriate NUMA-aware data placement strategy has proven to provide
best node-level performance. We choose the HMeP matrix as a reference problem. The
results presented hold qualitatively for the other matrix structures as well. Differences will be
discussed where required.
Intrasocket and intranode spMVM scalability should always be discussed together with
effective STREAM triads numbers, which form a practical upper bandwidth limit.1 On the
Nehalem EP platform, the memory bandwidth drawn by the spMVM as measured with LIK-
WID [16] is also shown in Fig. 3 (a). While the STREAM bandwidth soon saturates within
a socket, the spMVM bandwidth and the corresponding GFlop/s numbers still benefit from
the use of all cores. This is a typical behavior for codes with (partially) irregular data ac-
cess patterns. However, the fact that more than 85% of the STREAM bandwidth can be
reached with spMVM indicates that our CRS implementation makes good use of the re-
sources. The maximum spMVM performance can be estimated by dividing the memory
bandwidth by the code balance (1), using Nnzr = 15 and κ = 0. For a single socket the sp-
MVM draws 18.1 GB/s (STREAM triads: 21.2 GB/s), allowing for a maximum performance
of 2.66 GFlop/s (3.12 GFlop/s). Combining the measured performance (2.25 GFlop/s) and
bandwidth of the spMVM operation with BCRS(κ) we find κ = 2.5, i.e., 2.5 additional bytes
of memory traffic on B(:) per inner loop iteration (37.3 bytes per row) are required due to
limited cache capacity. Thus the complete vector B(:) is loaded six times from main mem-
ory to cache, but each element is used Nnzr = 15 times. This ratio gets worse if the matrix
1Nontemporal stores have been suppressed in the STREAM measurements and the bandwidth numbers re-
ported have been scaled appropriately (×4/3) to account for the write-allocate transfer.
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Figure 3: Node-level performance for the test systems. Effective STREAM triads bandwidth1,
and performance for sparse MVM using the HMeP matrix (bars) is shown. In (a) we also
report the measured memory bandwidth for the sparse MVM operation.
bandwidth increases. For the HMEp matrix we found κ = 3.79, which translates to a 50%
increase in the additional data transfers for B(:). The code balance implies a performance
drop of about 10%, which is consistent with our measurements.
In Fig. 3 (b) we summarize the performance characteristics for Intel Westmere and AMD
Magny Cours, which both comprise six cores per locality domain. While the AMD system is
weaker on a single LD, its node-level performance is about 25% higher than on Westmere due
to its four LDs per node. Within the domains spMVM saturates at four cores on both architec-
tures, leaving ample room to use the remaining cores for different tasks, like communication
(see Sect. 3.2). In the following we will report results for the Westmere and Magny Cours
platforms only.
3 Distributed-memory parallelization
Strong scaling of MPI-parallel sparse MVM is inevitably limited by communication overhead.
Hence, it is vital to find ways to hide communication costs as far as possible. A widely used
approach is to employ nonblocking point-to-point MPI calls for overlapping communication
with useful work. However, it has been known for a long time that most MPI implementations
support progress, i.e., actual data transfer, only when MPI library code is executed by the user
process, although the hardware even on standard InfiniBand-based clusters does not hinder
truly asynchronous point-to-point communication. Using the simple benchmark from [9] we
have verified that this situation has not changed with current MPI versions (Intel 4.0.1, Open-
MPI 1.5). In the following sections we will contrast the “naive” overlap applying nonblocking
MPI with an approach that uses a dedicated OpenMP thread for explicitly asynchronous trans-
fers. We adopt the nomenclature from [6, 9] and distinguish between “vector mode” and “task
mode.”
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Figure 4: Schematic timeline view of the implemented hybrid kernel versions. From left
to right: no communication/calculation overlap, naive overlap using nonblocking MPI, and
explicit overlap by a dedicated communication thread
3.1 Vector-like parallelization: Vector mode
MPI parallelization of spMVM is generally done by distributing the nonzeros (or, alterna-
tively, the matrix rows), the right hand side vector B(:), and the result vector C(:) evenly
across MPI processes. Due to off-diagonal nonzeros, every process requires some parts of
the RHS vector from other processes to complete its own chunk of the result, and must send
parts of its own RHS chunk to others.2 The resulting communication pattern depends only
on the sparsity structure, so the necessary bookkeeping needs to be done only once. After the
communication step is over, the local spMVM can be performed, either by a single thread or,
if threading is available, by multiple threads inside the MPI process. Gathering the data to be
sent into a contiguous send buffer may be done after the receive has been initiated, potentially
hiding the cost of copying (see Fig. 4 (a)). We call this naive approach “hybrid vector mode,”
since it strongly resembles the programming model for vector-parallel computers [6]: The
time-consuming (although probably parallel) computation step does not overlap with commu-
nication overhead. This is actually how “MPI+OpenMP hybrid programming” is still defined
in most publications. The question whether and why using multiple threads per MPI process
may improve performance compared to a pure MPI version on the same hardware is not easy
to answer, and there is no general rule.
As an alternative one may consider hybrid vector mode with nonblocking MPI (see
Fig. 4 (b)) to potentially overlap communication with the part of spMVM that can be com-
pleted using local RHS elements only. After the nonlocal elements have been received, the
remaining spMVM operations can be performed. A disadvantage of splitting the spMVM in
two parts is that the local result vector must be written twice, incurring additional memory
traffic. The performance model (1) can be modified to account for an additional data transfer
of 16/Nnzr bytes per inner loop iteration, leading to a modified code balance of
BsplitCRS =
(
6+ 20
Nnzr
+
κ
2
)
bytes
flop
. (2)
For Nnzr ≈ 7 . . .15 and assuming κ = 0, one may expect a node-level performance penalty
between 15% and 8%, and even less if κ > 0.
2Note that it is generally difficult to establish good load balancing for computation and communication at the
same time. We use a balanced distribution of nonzeros across the MPI processes here.
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For simplicity we will also use the term “vector mode” for pure MPI versions with single-
threaded computation.
3.2 Explicit overlap of communication and computation: Task mode
A safe way to ensure overlap of communication with computation is to use a separate com-
munication thread and leave the computational loops to the remaining threads. We call this
“hybrid task mode,” because it establishes a functional decomposition of tasks (communica-
tion vs. computation) across the resources (see Fig. 4 (c)): One thread executes MPI calls
only, while all others are used to copy data into send buffers, perform the spMVM with the
local RHS elements, and finally (after all communication has finished) do the remaining sp-
MVM parts. Since spMVM saturates at about 3–5 threads per locality domain (as shown in
Fig. 3 (b)), at least one core per LD is available for communication without adversely affecting
node-level performance. On architectures with SMT, like the Intel Westmere, there is also the
option of using one compute thread per physical core and bind the communication thread to a
logical core.
Apart from the additional memory traffic due to writing the result vector twice (see
Sect. 3.1), another drawback of hybrid task mode is that the standard OpenMP loop workshar-
ing directive cannot be used, since there is no concept of “subteams” in the current OpenMP
standard. Work distribution is thus implemented explicitly, using one contiguous chunk of
nonzeros per compute thread.
4 Performance results and discussion
Figures 5 and 6 show strong scaling results for the two chosen matrices (HMeP and sAMG)
and different parallelization schemes on the Westmere cluster. For HMeP (Fig. 5) we have
indicated the 50% parallel efficiency point (with respect to the best single-node performance
as reported in Fig. 3 (b)) on each data set; in practice one would not go beyond this number of
nodes because of bad resource utilization.
HMeP (see Fig. 5) At one MPI process per physical core (left panel), vector mode with naive
overlap is always slower than the variant without overlap because the additional data transfer
on the result vector cannot be compensated by overlapping communication with computation.
Task mode was implemented here with one communication thread per MPI process, running
on the second virtual core. In this case, point-to-point transfers explicitly overlap with the lo-
cal spMVM, leading to a noticeable performance boost. One may conclude that MPI libraries
with support for progress threads could follow the same strategy and bind those threads to
unused logical cores, allowing overlap even with single-threaded user code.
With one MPI process per NUMA locality domain (middle panel) the advantage of task
mode is even more pronounced. Since the memory bus of an LD is already saturated with four
threads, it does not make a difference whether six worker threads are used with one communi-
cation thread on a virtual core, or whether a physical core is devoted to communication. The
same is true with only one MPI process (12 threads) per node (right panel). For the matrix and
the system under investigation it is clear that task mode allows strong scaling to much higher
levels of parallelism with acceptable parallel efficiency than any variant of vector mode.
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Figure 5: Strong scaling performance data for spMVM with the HMeP matrix on the Intel
Westmere cluster for different pure MPI and hybrid variants. The 50% parallel efficiency
point with respect to the best single-node version is indicated on each data set. The best
variant on the Cray XE6 system is shown for reference.
Contrary to expectations based on the single-node performance numbers (Fig. 3 (b)), the
Cray XE6 can generally not match the performance of the Westmere cluster at larger node
counts, with the exception of pure MPI where both are roughly on par. We have observed a
strong influence of job topology and machine load on the communication performance over
the 2D torus network. Since sparse MVM requires significant non-nearest-neighbor com-
munication with growing process counts, the nonblocking fat tree network on the Westmere
cluster seems to be better suited for this kind of problem.
Interestingly, the hybrid vector mode variants with one MPI process per LD or per node
already provide better scalability than pure MPI; we attribute this to the smaller number of
messages in the hybrid case (message aggregation) and a generally improved load balancing.
There is also a universal drop in scalability beyond about six nodes, which is largely inde-
pendent of the particular hybrid mode. This can be ascribed to a strong decrease in overall
internode communication volume when the number of nodes is small. The effect is somewhat
less pronounced for pure MPI, since the overhead of intranode message passing cannot be
neglected.
sAMG (see Fig. 6) The sAMG matrix has much weaker communication requirements than
HMeP, and the impact of load imbalance is very small. Hence, all variants and hybrid modes
(pure MPI, one process per LD, and one process per node) show similar scaling behavior
and there is no advantage of task mode over naive, pure MPI without overlap. This situation
supports the general rule that it makes no sense to consider MPI+OpenMP hybrid program-
ming if the pure MPI code already scales well and behaves in accordance with a single-node
performance model.
On the Cray XE6, vector mode without overlap performs best across all hybrid modes,
with a significant advantage of running one MPI process with six threads per LD. This aspect
is still to be investigated.
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Figure 6: Strong scaling performance data for spMVM with the sAMG matrix (same variants
as in Fig. 5). Parallel efficiency is above 50% for all versions up to 32 nodes. The Cray system
performed best in vector mode without overlap for all cases.
5 Summary and outlook
We have investigated the performance properties of different pure MPI and MPI+OpenMP
hybrid variants of sparse matrix-vector multiplication on two current multicore-based parallel
systems, using two matrices with significantly different sparsity patterns. The single-node per-
formance model and analysis on Intel Westmere and AMD Magny Cours processors showed
that memory-bound sparse MVM saturates the memory bus of a NUMA locality domain al-
ready at about four threads, leaving free resources for implementing explicit computation/-
communication overlap. Since most current standard MPI implementations do not support
truly asynchronous point-to-point communication, explicit overlap enabled substantial per-
formance gains in strong scaling scenarios for communication-bound problems, especially
when running one process per NUMA domain or per node. As the communication thread can
run on a virtual core, MPI implementations could use the same strategy for internal “progress
threads” and so enable asynchronous communication without changes in MPI-only user code.
Future work will cover a more complete investigation of load balancing effects, and a
careful analysis of the performance properties of the Cray XE6 system. We will also employ
development versions of MPI libraries that support asynchronous progress and compare with
our hybrid task mode approach.
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